A High-Precision Amplitude-Time to Digital Converter based on FPGA for Digital Multichannel Analyzer

Ze-Xi Wang,¹ Yi-Ni Wu,^{1,*} Ke-Feng Zou,¹ Hao-Xuan Li,¹ Jing Peng,¹ and Lei Wang^{1,†}

¹Chengdu University of Technology, Chengdu 610059, China

The article presents a high-precision Amplitude-Time to Digital Converter (A-TDC) for using in a Multichannel Analyzer (MCA). Utilizing this method, the MCA quantifies and statistically analyzes the discharge time of nuclear pulse signals, ultimately obtaining the gamma energy spectrum. The autonomous linear discharge circuit presented in this paper significantly simplifies the components and control logic of conventional discharge circuits. By leveraging the underlying logic of the FPGA's internal carry-chain, a delay chain capable of precise time measurement for both leading and trailing edges has been designed, which results in a substantial reduction in logical resource consumption. The high-resolution TDC designed based on the Xilinx Artix-7 series FPGA has a resolution of 69.4ps, and the average value of time measurement precision is 52.3ps. The linear discharge circuit has an inherent nonlinearity of less than 0.05%, and the overall linearity is better than 0.1%.When used in conjunction with a Φ 25mm \times 25mm NaI(Tl) detector for measuring the 662 keV full-energy peak of a 137 Cs source, the energy resolution achieved is 8.5%.

Keywords: Amplitude-time conversion; FPGA-TDC, Gamma energy spectrum, Constant current source discharges

1 Introduction

Digital multichannel analyzer has been extensively used 3 in fields such as nuclear spectroscopy, environmental mon-4 itoring, nuclear accident response, and mineral resource 5 exploration[1–7]. Digital pulse amplitude analyzers directly 6 employ high-speed ADC for full waveform sampling of 7 the pulse signal, followed by the devices such as Field 8 Programmable Gate Array (FPGA) and Digital Signal Pro-9 cessing (DSP) to perform digital filtering, pulse shaping, 10 and amplitude extraction on the digital signal[8, 9]. In 11 applications requiring amplitude measurements of dozens, 45 12 hundreds, or even thousands of channels, such as multi-13 channel energy spectrum measurement, gamma irradiation 14 imaging, and astronomical telescopes[10–14], the approach 15 of using high-speed ADC for full measurements across 16 each channel facing challenges in terms of system com-17 plexity, cost, and data communication.

Time-to-Digital Converter (TDC) has been used in various fields such as high-energy particle measurement and
phase-locked loops since the 1980s [15–18]. TDC have
transitioned from analog to digital[19], and researchers
have studied vernier, passive interpolation, and gated ring
socillator TDC structures to improve timing resolution and
measurement range. Some of these structures can achieve
time resolution at the sub-gate level, and in certain applications, they can reach femtosecond (fs) level timing
resolution [20–24].

TDC are primarily implemented using Application-Specific Integrated Circuit (ASIC) and FPGA. TDC systems based on ASIC offer better channel stability and consistency, whereas ASIC devices are complex to design, with high development costs. In contrast, FPGA-based ³³ TDC boast a short design cycle, high flexibility, low cost, ³⁴ and high temporal resolution. Some designs can achieve ³⁵ picoseconds-level resolution[25–29].

The amptitude of the pulse signal output from the detector is proportional to the energy deposited by the radiation or particles in it. By using a pulse peak detection and hold circuit, the pulse peak is stored in a holding capacitor. Then, a constant current source discharges the holding capacitor at a uniform rate, and the discharge time is proportional to the pulse amptitude. By measuring the discharging time, the energy deposited by the radiation can be accurately obtained.

Considering the strong competitiveness of FPGA-based high-precision TDC pulse amplitude analyzers in fields to such as high-energy physics, radiation imaging, multi-description according to the such as high-energy physics, radiation imaging, multi-description according to the such as high-energy physics, radiation imaging, multi-description according to the strong competitiveness of FPGA-based to high-precision TDC pulse amplitude analyzers in fields to the such as the

2 System Design

The high-precision A-TDC based on FPGA primarily consists of signal conditioning circuit and TDC in FPGA. Signal conditioning circuit mainly involves signal gain adjustment, peak-holding, constant-current discharge, and pulse-width conversion. The TDC in FPGA is comprised of an encoder (fine counter), a coarse counter, and a Processing Unit. The nuclear pulse signal output from the NaI(Tl) detector, after appropriate gain adjustment, is sent into a peak-holding and constant current discharge unit. This unit converts the nuclear pulse signals into single slope pulse signals whose widths are proportional to the peak of the nuclear pulse signals. Subsequently, a comparator transforms the single slope pulse signals into square wave signals., The widths of the square wave signals

^{*} Corresponding author, wuyini@cdut.edu.cn

[†] Corresponding author, wl@cdut.edu.cn

67 are proportional to the amplitudes of the original nuclear 122 68 pulse signals and are measured by the TDC comprised 123 the input signal's rise time ranges between 100 nanosec-69 by A fine counter based on the Delay chain and a coarse 124 onds (ns) and 300 ns. With a constant discharge current 70 counter in the FPGA.

72 Discharge

In low-channel measurement systems, specialized con-74 trol signals can be designed to control the start and end 75 of pulse discharging. However, in multi-channel measure-76 ment systems, configuring a discharging control circuit 77 for each channel would significantly elevate circuit com-78 plexity and complicate the control logic. To accommodate 79 multi-channel measurement systems, simplify control logic, 80 and reduce circuit complexity, this paper employs an auto-81 matic peak-holding and constant-current source discharging 82 method, as depicted in Fig. 1a.

After the gain adjustment, the input nuclear pulse 84 signal proceeds into the automatic peak-holding circuit 85 and the constant-current discharging circuit. Due to the 86 direct-current bias power supply V_b and diodes D_1 and 87 D_2 , the incoming nuclear pulse signal charges the peak-88 holding capacitor C_h . The charge stored in the peak-89 holding capacitor is proportional to the signal peak value, 147 tralized. Consequently, the diode exhibits low impedance 90 $Q(t) = C \cdot V(1 - e^{-\frac{t}{\tau}})$. The constant-current discharging 91 mechanism is realized through the cooperation of transistor Q_1 and resistors R_{dis} , R_1 , and R_2 . According to the volt-93 age characteristics of the NPN(Negative-Positive-Negative) $_{94}$ transistor base-emitter, V_b provides a stable static operating 95 point for the Q_1 base after the voltage drop of the two 96 diodes, so that the triode can work stably in the amplifier $_{97}$ area during the discharge process, and the V_{be} is a con-98 stant value of about 0.6V. During the discharging process, $_{99}$ V_{be} maintains a constant value of approximately 0.6V and 100 the current fluctuation into the base of Q_1 is less than $101~0.05\mu\mathrm{A}$, so its influence can be disregarded. By connect-102 ing resistor R_{dis} in parallel between the base and emitter 103 of Q_1 , the discharge current of C_h is directed through 104 R_{dis} . Additionally, since V_{be} remains constant, the current 105 flowing through resistor R_{dis} during discharging remains consistent at $I \approx \frac{V_{be}}{R_{dis}}$, facilitating the achievement of constant-current discharging.

Upon the arrival of the nuclear pulse signal, the capacitor 109 C_h undergoes swift charging. Due to the exceptionally 110 brief rise time of the nuclear pulse signal, the voltage across C_h rapidly attains the peak value of the signal. The presence of V_b positions transistor Q_1 within its 170 surement of pulse width time. The transformation circuit amplification zone. Simultaneously, as the input nuclear 171 employs a comparator to perform threshold comparison on pulse signal charges C_h , the constant-current discharging 172 the single-slope pulse signal outputted from the previous 115 circuit operates to concurrently discharge it. Consequently, 173 stage, converting it into a square wave signal. 116 a minor charge loss occurs during the charging phase, 174 121 of the discharging current.

Using the NaI(Tl) detector as an illustrative example, of 6 microamperes (μ A), and an input signal amplitude of 1 volt (V), the peak voltage experiences a reduction 127 of 60 millivolts (mV). It is evident that the constant cur-2.1 Automatic Peak-Holding and Constant Current 128 rent discharge influences the capacitor's peak voltage by 129 approximately 6%, while having a negligible impact on 130 the amplitude conversion process. To maintain a uniform discharge process, a diode D_2 is placed above C_h . Dur-132 ing the slow discharge of $C_h,\ D_2$ remains in the cutoff 133 state, allowing current to flow only towards the subsequent 134 circuit, the discharge current I_{dis} determining the entire 135 discharge process rate. The peak-holding and constant 136 current discharge circuit converts the input nuclear pulse 137 signal into a single slope pulse signal.

> The circuit simulation results shown in Fig. 1b indicate 139 that there is a small non-linear region at the end of the 140 discharge process, which is primarily determined by the 141 Volt-Ampere (V-A) characteristics of the diode. When 142 the forward voltage applied to the diode is less than the 143 threshold voltage, the diode exhibits high impedance, and 144 the forward current is nearly zero. When the applied 145 voltage exceeds the threshold voltage slightly, the internal 146 PN junction's built-in electric field of the diode is neu-148 and enters the forward conduction region. However, at 149 this initial stage of conduction, the voltage and current are 150 not yet fully proportional. As the external electric field 151 continues to increase, the forward current of the diode 152 increases rapidly, and the V-A (voltage-current) charac-153 teristics become approximately linear, indicating that the 154 diode is now in full conduction. Once the diode is in 155 the forward-biased conduction state, the forward voltage 156 drop across it remains essentially constant. From the sim-157 ulation diagram, it can be observed that during the signal 158 discharge process, the fluctuation of the discharge current 159 I_{dis} is less than $0.1\mu A$, while the discharge current is 160 5.875 μ A. Testing has shown that the inherent non-linearity 161 for signals with a peak-to-peak value of 0.4 V or greater 162 is less than 0.05%, and the overall linearity is better than 163 0.1%. This signifies that the system has good linearity in 164 converting amplitude values into time widths and responds 165 well to small signals within a certain range, as illustrated 166 in Fig. 1b.

> The signal transformation circuit converts the single-168 slope pulse signal into a square wave signal that complies 169 with the FPGA input levels, thereby facilitating the mea-

The DC bias voltage V_b provides a DC offset of ap-117 leading to a divergence between the peak voltage achieved 175 proximately 0.53V for the signal. The overall analog 118 by capacitor C_h and the peak value V_{amp} of the nuclear 176 circuit noise is less than 10mV; therefore, the comparator 119 pulse signal. This discrepancy is influenced by both the 177 voltage must be at least 0.54V to avoid the impact of 120 rise time of the nuclear pulse signal and the magnitude 178 noise on pulse width conversion. To test the relationship 179 between the pulse width conversion circuit performance




Fig. 1. a Schematic diagram of peak-holding and constant current discharge ,b The circuit simulation of the rapid charge and the constant discharge process ,c Test results of amplitude-time conversion at different comparator threshold levels.

180 and the setting of the comparator threshold, input ampli- 211 2.2 FPGA-TDC Design 181 tudes ranging from 0.1V to 0.2V were selected, with a 182 test point every 20mV. from 0.2V to 0.4V, a test point 183 was selected every 50mV, and from 0.4V to 1.2V, a test point was chosen every 100mV. At each test point, over 100000 sets of the sample data were collected. Addition-186 ally, different comparator threshold values were selected 187 based on the actual signal discharge signal baseline for 188 testing, specially 0.55V, 0.57V, 0.60V, 0.62V, and 0.64V. 189 The final test results are shown in Fig. 1c.

From Fig. 1c, it can be observed that when the peakto-peak value of the input signal is less than 0.4V, the 225 A high-frequency clock is employed for coarse counting 192 relationship between the input signal amplitude and time 226 of the main pulse width, and the two counts are then does not exhibit a clear, linear one-to-one correspondence. 227 summed to obtain the pulse width time. The carry chain The primary reason for this phenomenon can be attributed 228 is a fundamental structure within the FPGA. In the Xilinx 195 to the V-I (voltage-current) characteristics of the diode. 229 Artix-7 series FPGA, the structure of the CARRY4 (Carry According to the basic V-I characteristics of an ideal 230 Chain Block 4) is depicted in Figure 2. Each CARRY4 197 diode, when the forward voltage across the diode exceeds 231 consists of a carry multiplexer (MUXCY) and an XOR 198 its forward voltage drop, the current through the diode un- 232 gate, which together generate carry signals. The CI (carry 199 dergoes an abrupt change. However, during actual testing, 233 input) is connected to the carry output of the previous 200 when the forward voltage is in the vicinity of the diode's 234 stage, while the CO (carry output) serves as the carry 201 critical conduction voltage, the diode exhibits a soft con- 235 output of the CARRY4. The signal S controls the output 202 duction phenomenon. This means that, when the forward 236 of the MUXCY. 203 voltage difference across the diode is slightly greater than 237 204 the critical conduction voltage, the current does not un- 238 by cascading CARRY4 units, capturing the internal tap 205 dergo an abrupt change as per ideal diode characteristics; 239 signals of the CARRY4, and subsequently extracting fine 206 instead, it displays a nonlinear, smooth transition. Due to 240 count time through encoding and decoding processes. 207 this soft conduction characteristic, when the peak-to-peak 241 208 value of the input signal is relatively small, the relation- 242 four MUXCY input signals are programmed to select ship between V_{pp} (peak-to-peak voltage) and time is not 243 the cascaded carry input and the carry-out of the previ-210 entirely linear.

The direct counting method utilizes a high-frequency 213 clock to measure the width of the input signal. When 214 the leading edge of the input signal arrives, the FPGA 215 initiates counting, and halts it upon arrival of the trailing 216 edge. By calculating the number of clock cycles elapsed 217 between the start and end times, the time width of the 218 input signal can be determined. Direct measurement of 219 pulse width using clock counts offers a wide measurement 220 range, but the period interval of the counting clock may 221 introduce significant leading and trailing edge errors.

This paper utilizes the internal carry chain of the FPGA 223 to construct a refined carry chain that precisely counts 224 the leading and trailing edges of the pulse separately.

This design establishes a carry chain delay measurement

By configuring the S[3:0] of CARRY4 to 1111, the 244 ous stage. This interconnection links the CO (Carry-Out)




Fig. 2. Fast carry logic paths and related components in the A7 series FPGAs

246 CARRY4 delay module. Whitin this module the carry 256 to 1, O changes from "0" to "1". Consequently, the CO 247 signal traverses from CI to CO is the minimum delay 257 and O tap signals' sensitivity to the leading and trailing 248 unit of the delay chain.

Within the CARRY4 carry chain, there are tap signals 250 designated as O[3:0] and CO[3:0]. Upon the arrival of 251 the leading edge of the measured signal, each MUXCY 252 level triggers its corresponding CO output to transition 253 from "0" to "1". Conversely, When the trailing edge of 263 254 the measured signal arrives, O becomes the XOR result 264 TDC, which incorporates a fine counter for measuring the

245 with CI(Carry-In) within the CARRY4, froming a single 255 of S and the carry signals CO and CI. Given that S is set 258 edges of the measured signal can be utilized to determine 259 the precise moment of the square wave signal's edge. 260 This capability allows for the simultaneous measurement 261 of both the leading and trailing edges of the signal using 262 a single delay chain.

Fig. 2 depicts the specific design approach of the FPGA-

265 temporal segments of both the front and back of the signal. 322 2.3 TDC Performance Test 266 In the initial delay unit, two delay flip-flops, TD and LD, 267 are inserted to signify the valid leading edge or trailing 323 2.3.1 TDC Code density and Non-linearity test 268 edge. Following a delay of one clock cycle, the signal 269 branches into two paths. One path directs to MUX(a) 270 for selecting the encoding of the time signal's leading or 271 trailing edge, while the other path passes through MUX(b) 272 to choose the corresponding leading or trailing edge as a 273 latch signal. Upon passing through flip-flop FF(a), the latch 274 signal latches the result in the encoder and concurrently 275 serves as the start and end signal for the coarse counting 276 module.

277

298

The latch signal, after traversing another flip-flop FF(b), 332 278 generates the enable signal "Process_En" for the Process- 333 uniformly distributed within [0, T], are used as test signals 279 ing Unit module. Upon reaching the the Processing Unit, 334 for the TDC (where T is the period of the standard system ²⁸⁰ "Process_En" integrates the latched encoding result (fine ³³⁵ clock). If the delay time of each delay element were the 281 count value) with the coarse count result to produce the 336 same, when there are enough test samples, the number of 282 final timing data, which is then written to the FIFO. No- 337 signals falling on each delay element should be evenly 283 tably, no additional clocks are utilized during the encoding 338 distributed. However, since the delay time of each delay 284 and data processing. Thus, the longest delay path of TD 339 element varies, the uneven distribution of signals across the 285 and LD spans from the edge indication signal to the FIFO 340 delay elements is determined by the additional delay time. ²⁸⁶ write enable, consuming two system clocks. Consequently, ³⁴¹ By recording the total number of times each delay element 287 the TDC designed in this paper boasts a maximum dead 342 is hit by events, we can determine the corresponding code 288 time of two clock cycles, significantly reducing the system 343 density for each delay element. 289 dead time attributed to the TDC during measurement.In 344 Assuming there are enough test samples and ignoring 290 the A7 series FPGAs, each clock domain encompasses 50 345 the non-uniform distribution factors of the input signal, 291 slices, equivalent to 50 carry4 resources. The theoretical 346 the delay time of each delay element is proportional to 292 delay time from CI to CO in each carry4 is approximately 347 the number of pulses that fall into it. This means that the 293 98ps[32], though actual measurements indicate a shorter 348 more times a random input signal falls into a particular duration. Prior to designing the delay chain, it is crucial 349 delay unit, the longer its delay time and the greater its 295 to estimate the number of delay units and ensure it re- 350 code density. Since the sum of the delay times of all delay 296 mains below 50 to prevent the delay chain from spanning 351 units equals one reference clock cycle, by multiplying the 297 across banks, which could result in uneven delays.

The Encoder module translates the time signal into a 299 digital signal code, resulting in a thermometer code with 300 a bit width equivalent to the carry chain, exemplified by "111111...00000". In the Processing Unit module, which 302 includes a thermometer code decoding circuit, the time 303 data is derived by counting the "1"s in the thermometer 304 code. To enhance FPGA resource utilization and minimize 305 system dead time during measurement, this paper adopts a 306 binary search method for decoding the thermometer code. This method offers favorable time and space complexity, 308 allowing for the swift and efficient identification of the 309 transition point from "0" to "1" in the code[33].

Regarding the output signals from the detector, the majority fall within the system's dynamic range. However, a 312 minority of signals exhibit intensities below the dynamic 313 range's lower limit, particularly those with widths less 314 than half of the sampling clock period. For these sig-315 nals, the TDC measurement circuit may only capture one 316 edge (leading or trailing) when attempting to detect both, 317 resulting in inaccuracies. To address this challenge, an 318 event assembly circuit, implemented using a finite state 371 321 data accuracy and completeness.

Due to the influence of manufacturing processes and 325 layout routing, it is difficult for each delay unit in the 326 FPGA's carry chain to have exactly the same delay time. 327 Therefore, it is necessary to precisely calibrate the delay 328 time of each delay unit in advance. To achieve this goal, 329 the standard code density test method[34, 35] is commonly 330 used to measure the delay characteristics of each delay

A large number of pulses of randomly varying widths,

352 proportion of the code density occupied by each delay 353 unit with the sampling period T, one can determine the 354 delay time of each delay unit in the delay chain.

To ascertain the precision and dependability of the mea-356 surement outcomes, it is imperative to establish the requi-357 site number of test samples prior to conducting the tests. 358 Suppose the range of values for the individual pulse sig-359 nals is uniformly distributed across the interval $[0,T_c]$, with 360 P representing their probability density function, expressed $_{\rm 361}$ as $P=\frac{T}{T_c}$. The likelihood of a pulse occurring within a $_{\rm 362}$ specific delay element is directly proportional to the delay 363 time T_d of that element, with the probability given by 364 $P_d=\frac{T_d}{T_c}$. Given N events, the frequency of occurrence 365 within delay element i is denoted by $n_i = NP_i = N\frac{T_i}{T}$.

By leveraging the relationship between the density of 367 the delay element codes and the sampling interval, the 368 delay time \widehat{T}_i for the i-th delay element can be derived, 369 as presented in Eq. (1).

$$\widehat{T}_i = \frac{n_i}{N} T_c \tag{1}$$

By tallying the number of events N_i that occur in each 319 machine (included in the Processing Unit module shown 372 successive delay element, one can ascertain the delay times 320 in Fig. 2), is tasked with screening all signals to ensure 373 for all elements. Subsequently, summing the delay times 374 of the initial i elements yields the cumulative delay time




Fig. 3. a Leading edge code density of delay elements, b cumulative leading edge code density, c trailing edge code density , d cumulative trailing edge code density . e Leading edge differential nonlinearity of the delay chain , f leading edge integral nonlinearity , \mathbf{g} trailing edge differential nonlinearity , \mathbf{h} trailing edge integral nonlinearity .

375 t_i experienced by the pulse as it reaches each specific 400 376 delay element, as detailed in Eq. (2).

$$t_{i} = \sum_{n=1}^{i} \widehat{T}_{i} = \sum_{n=1}^{i} \frac{n_{n}}{N} T_{c}$$
 (2)

In practice, the edge of the test signal falls within 379 the interior of the i delay element, so there will be an $_{380}$ error regardless of whether t_i or t_{i-1} is chosen as the $_{381}$ total delay time. Assuming the measured value is au, then 382 $t_{i-1} < \tau < t_i$, the variance σ^2 of τ is:

$$\sigma^{2} = \frac{1}{t_{i} - t_{i-1}} \int_{i-1}^{i} (t - \tau)^{2} dt = \frac{(t_{i} - \tau)^{3} - (t_{i-1} - \tau)^{3}}{3(t_{i} - t_{i-1})}$$
(3)

In Eq. (3), the standard deviation δ^2 reaches its minimum value when $\tau = \frac{t_i - t_{i-1}}{2}$. At this point, the observed value 386 is t, as shown in Eq. (4).

387

$$t = \sum_{n=1}^{i-1} \widetilde{T_n} + \frac{1}{2} \widehat{T_i} = \sum_{n=1}^{i-1} \frac{n_n}{N} T_c + \frac{1}{2} \frac{n_i}{N} T_c$$
 (4)

Therefore, when a random signal falls within a de-416 than 10000. $_{389}$ lay element, the measured value should be taken at the $_{417}$ 390 midpoint of the delay element to minimize the standard 418 random pulse width square waves. It is essential that the deviation of the measurement value.

From (4), it is evident that an inadequate sample size 393 results in excessive statistical errors, necessitating a specific 421 should not be in an integer multiple relationship, as this 394 requirement for sample size in code density testing. For a 422 would result in a fixed phase between them, which is $_{395}$ finite number N of test events, the event count n_i where $_{423}$ inadequate for achieving complete randomness. The sam-396 the test pulse edge falls within a delay element follows 424 pling clock is a 300 MHz clock generated by a PLL 397 a binomial distribution $D(N_i) = NP_i(1-P_i)$, with the 425 from an external crystal oscillator, with a period of 3.33 expected value $\overline{n} = N \times P_i$ and the standard deviation 426 ns. According to the theoretical delay time of 98ps, 34 399 $\sigma_{ni} = \sqrt{NP_i(1-P_i)}$.

Since all events are independent, the count values n_i 401 are also independent. Therefore, using Eq. (2) and (4), 402 we can derive Eq. (5).

$$\sigma_i = \sqrt{\sum_{n=0}^{i-1} \sigma^2 T_n + \frac{1}{2} \sigma^2 T_i} = \sqrt{\sum_{n=0}^{i-1} \sigma^2 n_n + \frac{1}{2} \sigma^2 n_i}$$
 (5)

If the delay time of each delay element is equal, then 405 the probability of a pulse falling on the i-th delay element 406 is $P_i = \frac{1}{S}$, where S is the number of delay elements in a 407 delay chain. When i=S, i is the last delay element in the 408 delay chain, and at this point, σ_i reaches its maximum 409 value σ_{max} .

$$\sigma_{max} < \frac{T_c}{N} \sqrt{S \sigma n_d^2} = \frac{T_c}{N} \sqrt{1 - \frac{1}{S}} \le \frac{T_c}{\sqrt{N}}$$
 (6)

Given that the external signal sampling clock designed in this study is 250 MHz, we have T_c =4000ps. To ensure 413 that σ_{max} does not exceed 40ps, we set σ_{max} =40ps. substituting this value into Eq. (6), we get $N \ge 10000$, 415 which means the number of test events must not be less

Hence, a signal generator is employed to generate 20000 419 external sampling clock and the measurement sampling 420 clock are not sourced from the same origin, and they 427 CARRY4 delay elements would be required. However,




Fig. 4. a Signal width = 800ns, RMS test value, b 100ns \le signal width \le 40us, RMS test values at various test points.

428 after testing with random signals, it was found that at a 450 and Integral Nonlinearity (INL). These parameters reflect 429 clock frequency of 300 MHz, the actual delay time of 451 the uniformity of the TDC's bin widths. Fig. 3e-h illus-490 each CARRY4 delay element is less than 98 ps. There- 452 trates the DNL and INL of delay units in a manually 431 fore, for both the leading and trailing edges, there are 453 routed delay chain within a digital circuit. The formulas 432 effectively 48 delay elements, which is fewer than the 454 for calculating DNL and INL are as follows: 433 maximum number of delay elements per bank mentioned 434 earlier. Thus, using a 300MHz clock as the coarse count-435 ing clock can meet the design requirements, and the delay 436 chain is theoretically expected to exhibit better linearity. The test results are shown in Fig. 3a-d.

If automatic layout and routing are performed using 439 software, it is common for the delay chain to span differ-440 ent Banks, leading to uneven delays. The test results in 441 Fig. 3a-d show the code density test results after manual 442 layout and routing, where the distribution of each delay 443 element is more uniform. The delay differences between 444 each delay element are mainly attributed to the time differ-445 ences in the sampling clock reaching various registers, as well as the inherent non-uniformity of the semiconductor 447 manufacturing process.

449 sessed using two metrics: Differential Nonlinearity (DNL) 468 an ideal scenario, the delay time of each delay unit that

$$DNL_i = \frac{LSB_i - LSB}{LSB},\tag{7}$$

$$INL_i = \frac{\sum_{i=0}^{n} LSB - iLSB}{LSB} \tag{8}$$

In this context, LSB_i refers to the delay time cor-459 responding to the i-th delay element. When analyzing 460 this section, LSB_i represents the number of measured 461 pulses for the corresponding delay element, and the time 462 resolution is the average number of pulses.

The differential nonlinearity for the leading edge is 464 optimized to the range [-0.91, 0.42], and the integral 465 nonlinearity is [-1.30, 0.33]. For the trailing edge, the 466 differential nonlinearity is [-0.75, 0.63], and the integral The nonlinear performance of a TDC is primarily as- 467 nonlinearity is further optimized to the range [-1.0, 0.33].In 469 constitutes a TDC should be identical, which implies that 519 470 the width of all bins should be exactly the same. The 520 tioned above, we added three more measurement channels 471 smaller the bin width, the higher the resolution of the 521 identical to it in the system and tested the other three 472 TDC. The average resolution of a TDC can be represented 522 channels in the same way. Under the condition that all 473 by Eq. (9), which takes into account the uniformity of 523 test conditions remain unchanged, the measurement re-474 all delay units and the impact of bin width on resolution. 524 sults of time precision for each TDC channel are shown

$$LSB = \frac{T_c}{N},\tag{9}$$

In the TDC delay chain, N represents the number of 476 477 effective delay units within the time T_c . For a given 478 TDC delay chain with 48 effective delay units, and a 528 2.4 479 sampling clock of 300MHz for each delay unit, which is 529 ysis. $_{480}$ T_c =3333.3ps. The average resolution of the delay chain 481 is LSB=69.4ps.

2.3.2 RMS accuracy analysis

475

492

493

484 time period and analyzing the dispersion of the result- 536 ment, we used the "TDC scheme" and the "ADC scheme" 485 ing data, the root mean square (RMS) accuracy of TDC 537 for comparison. In the experiment, we utilized ¹³¹I and 486 measurement data can be assessed. RMS accuracy is 538 137Cs radioactive sources for energy calibration. The en-487 an important metric for evaluating the precision of TDC 539 ergy spectra obtained by these two schemes are shown in 488 measurement results in characterizing pulse width signals. 540 Fig. 5. 489 RMS accuracy reveals the degree of deviation of the mea- 541 490 sured values from the ideal values. The calculation of 542 to 0.64V. After energy calibration, it can be observed 491 RMS follows Eq. (10):

$$RMS = \frac{1}{\sqrt{N-1}} \sqrt{\sum_{i=1}^{N} (X_i - \frac{\sum_{i=1}^{N} X_i}{N})^2}$$
 (10)

Where N denotes the number of measurements, and

494 X_i represents the data from the i-th measurement. The 495 more data tested for a pulse of the same time width, the 496 more accurate the calculated RMS value becomes. Fig. 4a 497 shows the RMS test results for a square wave signal with 498 a pulse width of 800 ns, with an RMS value of 53.4 ps. To comprehensively evaluate the performance of the TDC designed in this study over a wide range of times, we adopted a strategy of selecting test points in stages: within the 0 to 1 us range, a test point was set every 100 503 ns; within the 1 to 10us range, a test point was set every 1 us; within the 10 to 40 us range, a test point was 555 505 set every 2 μ s. This distribution of test points ensures 556 Converter (TDC) for use in a digital multichannel an-508 than 100,000 sets of sample data to ensure the statistical 559 time of nuclear pulse signals, ultimately obtaining the 509 reliability of the data. Through the analysis of this data, 560 gamma energy spectrum. Experimental results show that results as shown in Fig. 4b.

513 the average accuracy of the TDC designed in this study 564 surement of the delay chain is [-0.91, 0.42], and the 514 in time measurement is 52.3 ps. This result not only 565 integral nonlinearity range is [-1.30, 0.33]; the differen-515 demonstrates the high performance of the TDC in the time 566 tial nonlinearity range of the trailing edge measurement 516 range from nanoseconds to microseconds but also verifies 567 is [-0.75, 0.63], and the integral nonlinearity range is 517 its application potential in the field of high-precision time 568 [-1.0, 0.33]. An analysis of the key parameters in the 518 measurement.

Using the same precision evaluation method as men-525 together. The measurement results indicate that the aver-(9) 526 age precision of the four TDC measurement channels is 527 approximately 50ps in the range of 100 ns to 40 us.

Gamma-ray spectrometry measurement and anal-

In this study, we selected the CH132-07 type NaI(Tl) 531 scintillation detector produced by Beijing Hamamatsu Pho-532 tonics as the signal input source. This detector is equipped 533 with a crystal of size Φ25mm×25mm, and its energy 534 resolution for the characteristic peak of ¹³⁷Cs is better By conducting multiple measurements within a fixed 535 than 9% (nominal energy resolution). During the experi-

In the TDC scheme, the comparator threshold was set 543 that the energy spectrum results of the TDC scheme and 544 the ADC scheme coincide at the high, medium, and low 545 energy characteristic peaks. The two characteristic peaks (10) 546 corresponding to the energies of 365keV and 662keV from 547 131 I and 137Cs in the energy spectrum measurement results 548 of the two schemes are clearly distinguished, and the peak 549 positions of the characteristic peaks coincide. Under the 550 same test conditions, the energy resolution of the ADC 551 scheme for the characteristic peak of ¹³⁷Cs is 8.3%, while 552 the resolution of the TDC scheme designed in this paper 553 for the characteristic peak of ¹³⁷Cs is 8.5%.

Summary

This paper proposes a high-precision Time-to-Digital an accurate assessment of the TDC's performance across 557 alyzer. By using this method, the digital multichannel different time scales. At each test point, we collected more 558 analyzer quantifies and collects statistics on the discharge we obtained the distribution of time measurement accuracy 561 on a Xilinx A7 series FPGA, the TDC resolution can 562 reach 69.4ps, the dead time is two system clocks, the Based on these measurement data, we calculated that 563 differential nonlinearity range of the leading edge mea-569 circuit's impact on the results reveals that, for signals




Fig. 5. Comparison of spectral measurement between ADC scheme and TDC scheme.

570 with voltages higher than 0.4V, the nonlinearity of the 579 of the experimental results demonstrates the feasibility of 571 conversion results of the autonomous linear discharge cir- 580 the proposed method in the context of digital multichannel 572 cuit is less than 0.05%. Tests were conducted using a 581 analyzers. Through innovating the front-end analog circuit, ₅₇₃ NaI(Tl) detector with a size of ϕ 25mm×25mm, alongside ₅₈₂ a compact and structurally simple autonomous linear dis-574 a linear discharge circuit and a high-precision TDC for 583 charge analog scheme is proposed, where the autonomous 575 the measurement of the 662keV full-energy peak of the 584 linear discharge structure, combined with the use of high-576 137Cs source, with an energy resolution of 8.5%. Under 585 precision FPGA-TDC, provides a new solution for the 577 the same measurement conditions, the energy resolution 586 acquisition and measurement of multi-channel system. 578 measured using the ADC scheme was 8.3%. The analysis

[1] E.R. Thuraka, R. Ganesh, D.B. Prakash et al., Digital Multi- 615 Channel analyzer for detection and analysis of radiation 616 in nuclear spectroscopy. Mater Today-Proc 38: 3160-3167 617 (2021). doi: 10.1016/j.matpr.2020.09.580

587

588

589

590

591

592

594

595

596

597

598

599

600

601

602

603

604

605

606

607

609

610

611

612

613

614

- [2] K. Nagatani, S. Kiribayashi, Y. Okada et al., Emergency 619 [10] Z. Wang, J. Zhang, X. Er et al., Prospects of the Multiresponse to the nuclear accident at the Fukushima Daiichi 620 Nuclear Power Plants using mobile rescue robots. J Field 621 Robot 30.1: 44-63 (2013). doi: 10.1002/rob.21439
- exploration of rare metal mineralization through integrated 624 remote sensing and geophysical analysis of structurallycontrolled hydrothermal alterations.J Geochem Explor, 267 626 (2024). doi: 10.1016/j.gexplo.2024.107598
- [4] A.T. McCay, T.L. Harley, P.L. Younger et al., Gamma- 628 Spectrometry in Geothermal Exploration: State of 629 the Art Techniques. Energies. 7, 4757-4780 (2014). doi: 630 10.3390/en7084757
- [5] Jun, Woo, Bae et al., Multi-channel plastic-scintillator-based 632 detection system for monitoring tritium in air.Rev Sci In- 633 strum, 90(9):93304-93304 (2019). doi: 10.1063/1.5092543.
- [6] Z. Wu, B. Wang, J. Sun et al., In-situ γ -ray analysis of 635 ground surface radioactivity using portable HPGe γ spec- 636 [14] trometer. Sci Rep.12(1):9418 (2022). doi: 10.1038/s41598-022-13770-5
- Knoll, F. Glenn, Radiation detection and measurement. P 639 IEEE 69.4 :495-495 (2010). doi: 10.1109/PROC.1981.12016 640 [15] C. Das, S.D. Gupta, X. Liu et al., Comparison of canonical
- P. Paz , M. Garrido, Efficient Implementation of Complex 641 Multipliers on FPGAs Using DSP Slices.J Signal Process 642

- Sys, (2023). doi: 10.1007/s11265-023-01867-7.
- [9] U. Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays.Springer (2001). doi: 10.1007/978-3-662-04613-5
- channel Photometric Survey Telescope in the Cosmological Application of Type Ia Supernovae.Res Astron Astrophys, 24(4):183-191 (2024). doi: 10.1016/j.gexplo.2024.107598
- [3] M.A. Abdelkader, Y. Watanabe, A. Shebl et al., Advanced 623 [11] C. Ko, J. Lee, D. Kim et al., Development of a Nuclear Material Weighing System Based on Fast Neutron Multiplicity Counter.IEEE NSS MIC RTSD (2024) . doi:10.1109/NSS/MIC/RTSD57108.2024.10656579
 - 627 [12] H. Bai, Z. Xiong, D. Zhao et al., A method of obtaining the neutron multiplicity distribution online based on the listmode data acquisition. Nucl Instrum Meth A:1056 (2023). doi: 10.1016/i.nima.2023.168652
 - 631 [13] W. Lu, L. Wang, Y. Yuan et al., Monte Carlo simulation for performance evaluation of detector model with a monolithic $LaBr_3(Ce)$ crystal and SiPM array for γ radiation imaging. Nucl Sci Tech, 33, 107 (2022). doi: 10.1007/s41365-022-01081-3
 - H. Li, L. Wang, W. Lu et al., A study on "position-energy" response correction method based on monolithic crystal coupled SiPM array.Nukleonika, 69(3):169-176 (2024) doi: 10.2478/nuka-2024-0024.
 - and grand canonical models for selected multifragmentation data. Phys.rev.c, 64(4) (2001). doi: 10.1049/PBCS064E

- 643 [16] M.Z. Straayer, M.H. Perrott, An efficient high-resolution 11- 681 [27] Y. bit noise-shaping multipath gated ring oscillator TDC.Symp 682 644 Vlsi Circuits, (2008). doi: 10.1109/VLSIC.2008.4585960. 683 645
- 646 [17] P. Gui, Analog-to-digital converters and time-to-digital con- 684 verters for high-energy physics experiments. Nucl Instrum 685 [28] Y. 647 Meth A: 168649 (2023). doi: 10.1016/j.nima.2023.168649 686 648
- Szyduczynski, D. Koscielnik, M. Miskowicz, 687 649 650 Time-to-digital conversion techniques: survey 688 of recent developments. Measurement, 112762 (2023). 689 651 doi:10.1016/j.measurement.2023.112762. 652
- [19] T. Xia, J.C. Lo .Time-to-voltage converter for on-chip 691 653 jitter measurement[J].IEEE T Instrum Meas, 52(6):1738- 692 654 1748 (2003). DOI: 10.1109/TIM.2003.818731 655
- low-power CMOS time-to-digital converter.IEEE J Solid-St 695 657 Circ. 30(9):984-990 (1995), doi: 10.1109/4.406397. 658
- 659 [21] P. Chen, C.C. Chen, Y.S. Shen, A Low-Cost Low- 697 Power CMOS Time-to-Digital Converter Based on Pulse 698 [31] K.F. Zou, L Wang, W. Lu et al., Hardware algorithm 660 Stretching.IEEE T Nucl Sci, 53(4):2215-2220 (2006). doi: 699 661 10.1109/TNS.2006.876051 662
- 663 [22] S. Henzler, S. Koeppe, D. Lorenz et al., A Local Passive 701 Time Interpolation Concept for Variation-Tolerant High- 702 [32] Resolution Time-to-Digital Conversion.IEEE J Solid-St Circ, 703 665 43(7):1666-1676 (2008). doi: 10.1109/JSSC.2008.922712 666
- [23] J. Kalisz, R. Szplet, J. Pasierbinski et al., Field-705 667 programmable-gate-array-based time-to-digital converter 706 668 with 200-ps resolution. IEEE T Instrum Meas, 46(1): 51-55 669 (1997). doi: 10.1109/19.552156 670
- [24] P. Dudek, S. Szczepanski, J.V. Hatfield, A high-resolution 709 [34] 671 CMOS time-to-digital converter utilizing a Vernier delay 710 672 line.IEEE J Solid-St Circ.(2000). doi: 10.1109/4.823449 673
- 674 [25] J. Zhang, Y. Wang, Z. Song, A ring-oscillator based 712 675 FPGA.Nucl Instrum Meth A, 1011:165578 (2021). doi: 714 676 10.1016/j.nima.2021.165578 677
- 678 [26] Min Z , Hai W , Yan L, A 7.4 ps FPGA-Based TDC 716 679 with a 1024-Unit Measurement Matrix. Sensors, 17(4):865 (2017). doi: 10.3390/s17040865 680

- Wang, W. High-Xie. H. Chen et al., resolution time-to-digital converters (TDCs) with encoder.Measurement, (2023).bidirectional doi: 10.1016/j.measurement.2022.112258
- Wang, J. Kuang, C. Liu et al., flexible 32-channel time-to-digital converter implemented in a Xilinx Zynq-7000 field programmable gate array.Nucl Instrum Methods, 847(Complete):61-66 (2016). doi: 10.1016/j.nima.2016.11.031
- M. Zhang, K. Yang, Z. Chai et al., High Resolution Time-to-Digital Converters Implemented on 40, 28 and 20 nm FPGAs.IEEE T Instrum Meas, PP(99):1-1 (2020). doi: 10.1109/TIM.2020.3036066
- 656 [20] E. Raisanen-Ruotsalainen, T. Rahkonen, J. Kostamovaara, A 694 [30] J. Peng, L. Wang, Y.K. Du et al., Gamma Ray Positioning Algorithm Based on Neural Network and CUDA Calculation. Nucl. Electron. Detect. Technol, 44(04):663-672 (2024).(in Chinese) doi: 10.20173/j.cnki.ned.20240520.006
 - design and validation for nuclear radiation imaging based on Monte Carlo simulation. Appl Radiat Isotopes 206: 111228 (2024). doi:10.1016/j.apradiso.2024.111228
 - Xilinx. 7 Series FPGAs Configurable Logic Block User Guide (UG474)[EB/OL].
 - S. Padoan, A. Boni, A. Morandi et al., A novel coding scheme for the ROM of parallel ADCs, featuring reduced conversion noise in the case of single bubbles in the thermometer code.IEEE, (1998). doi: 10.1109/ICECS.1998.814878
 - M. Mota, J. Christiansen, A high-resolution time interpolator based on a delay locked loop and an RC delay line.IEEE J Solid-St Circ, 34(10):1360-1366 (1999). doi: 10.1109/4.792603
 - multi-mode time-to-digital converter on Xilinx Kintex-7 713 [35] H.T Li, B.K Li, G. Tian et al., A general method of generating code density calibration signal for time-to-digital converter and its realization. J Electtron Inf Tech 43(8):7 (2021).(in Chinese) doi: 10.1109/4.792603